We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 5fa7922 commit ae38c9eCopy full SHA for ae38c9e
example/HTG9200/fpga_10g/README.md
@@ -13,9 +13,16 @@ to ARP requests.
13
14
## How to build
15
16
-Run make to build. Ensure that the Xilinx Vivado toolchain components are
+:warning: *<ins>To build the IP core for the reference design example here
17
+you need a Vivado license</ins>*. In case you don't have it, you can either
18
+fetch it from [here](https://www.xilinx.com/support/licensing_solution_center.html)
19
+or use the the default "30 day evaluation license" that comes with Vivado default
20
+installation.
21
+
22
+Run `make` to build. Ensure that the Xilinx Vivado toolchain components are
23
in PATH.
24
25
26
## How to test
27
28
Run make program to program the HTG-9200 board with Vivado. Then run
0 commit comments