We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent f0e130a commit dbd6f0fCopy full SHA for dbd6f0f
README.md
@@ -46,6 +46,7 @@ following boards:
46
* Xilinx ML605 (Xilinx Virtex 6 XC6VLX240T)
47
* NetFPGA SUME (Xilinx Virtex 7 XC7V690T)
48
* Digilent Nexys Video (Xilinx Artix 7 XC7XC7A200T)
49
+* Xilinx Alveo U50 (Xilinx Virtex UltraScale+ XCU50)
50
* Xilinx Alveo U280 (Xilinx Virtex UltraScale+ XCU280)
51
* Xilinx VCU108 (Xilinx Virtex UltraScale XCVU095)
52
* Xilinx VCU118 (Xilinx Virtex UltraScale+ XCVU9P)
0 commit comments