Skip to content

Commit 62ed7a5

Browse files
author
celadon
committed
[TWL] Add PCI IDs for TWL platform
Tracked-On: OAM-133231 Signed-off-by: Basanagouda Nagappa Koppad <[email protected]>
1 parent bc03e55 commit 62ed7a5

File tree

5 files changed

+154
-0
lines changed

5 files changed

+154
-0
lines changed
Lines changed: 24 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,24 @@
1+
From 46da51dea51cfe485e263df4b39663d285e11011 Mon Sep 17 00:00:00 2001
2+
From: celadon <[email protected]>
3+
Date: Wed, 18 Jun 2025 12:05:44 +0000
4+
Subject: [PATCH] [gmmlib] Add twl pci ids
5+
6+
Tracked-On: OAM-xxx
7+
Signed-off-by: celadon <[email protected]>
8+
9+
diff --git a/Source/inc/common/igfxfmid.h b/Source/inc/common/igfxfmid.h
10+
index 37fe520..8448312 100644
11+
--- a/Source/inc/common/igfxfmid.h
12+
+++ b/Source/inc/common/igfxfmid.h
13+
@@ -1750,6 +1750,8 @@ typedef enum __NATIVEGTTYPE
14+
#define DEV_ID_46D0 0x46D0
15+
#define DEV_ID_46D1 0x46D1
16+
#define DEV_ID_46D2 0x46D2
17+
+#define DEV_ID_46D3 0x46D3
18+
+#define DEV_ID_46D4 0x46D4
19+
20+
#define MGM_HAS 0
21+
22+
--
23+
2.34.1
24+
Lines changed: 28 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,28 @@
1+
From 1f3daa4093e06272a10121e3c95d34d207f6b766 Mon Sep 17 00:00:00 2001
2+
From: celadon <[email protected]>
3+
Date: Wed, 18 Jun 2025 12:07:08 +0000
4+
Subject: [PATCH] [mod] add twl pci ids
5+
6+
Tracked-On: OAM-xxx
7+
Signed-off-by: celadon <[email protected]>
8+
9+
diff --git a/media_driver/linux/gen12/ddi/media_sysinfo_g12.cpp b/media_driver/linux/gen12/ddi/media_sysinfo_g12.cpp
10+
index 1fcf39c36..7813ce6bf 100644
11+
--- a/media_driver/linux/gen12/ddi/media_sysinfo_g12.cpp
12+
+++ b/media_driver/linux/gen12/ddi/media_sysinfo_g12.cpp
13+
@@ -563,6 +563,12 @@ static bool adlnGt1Device46D1 = DeviceInfoFactory<GfxDeviceInfo>::
14+
15+
static bool adlnGt1Device46D2 = DeviceInfoFactory<GfxDeviceInfo>::
16+
RegisterDevice(0x46D2, &adlnGt1Info);
17+
+
18+
+static bool adlnGt1Device46D3 = DeviceInfoFactory<GfxDeviceInfo>::
19+
+ RegisterDevice(0x46D3, &adlnGt1Info);
20+
+
21+
+static bool adlnGt1Device46D4 = DeviceInfoFactory<GfxDeviceInfo>::
22+
+ RegisterDevice(0x46D4, &adlnGt1Info);
23+
#endif
24+
25+
static bool tgllpGt2Device9a40 = DeviceInfoFactory<GfxDeviceInfo>::
26+
--
27+
2.34.1
28+
Lines changed: 24 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,24 @@
1+
From 03ab11e8ad22fda35e984fd5274d9fa951c98dde Mon Sep 17 00:00:00 2001
2+
From: celadon <[email protected]>
3+
Date: Wed, 18 Jun 2025 11:58:04 +0000
4+
Subject: [PATCH] Add TWL pci ID
5+
6+
Tracked-On: OAM-xxxx
7+
Signed-off-by: Basanagouda Nagappa Koppad <[email protected]>
8+
9+
diff --git a/include/pci_ids/iris_pci_ids.h b/include/pci_ids/iris_pci_ids.h
10+
index 0684af35133..19488bf8e72 100644
11+
--- a/include/pci_ids/iris_pci_ids.h
12+
+++ b/include/pci_ids/iris_pci_ids.h
13+
@@ -188,6 +188,8 @@ CHIPSET(0x46c3, adl_gt2, "ADL GT2", "Intel(R) Graphics")
14+
CHIPSET(0x46d0, adl_n, "ADL-N", "Intel(R) Graphics")
15+
CHIPSET(0x46d1, adl_n, "ADL-N", "Intel(R) Graphics")
16+
CHIPSET(0x46d2, adl_n, "ADL-N", "Intel(R) Graphics")
17+
+CHIPSET(0x46d3, adl_n, "ADL-N", "Intel(R) Graphics")
18+
+CHIPSET(0x46d4, adl_n, "ADL-N", "Intel(R) Graphics")
19+
20+
CHIPSET(0x9A40, tgl_gt2, "TGL GT2", "Intel(R) Xe Graphics")
21+
CHIPSET(0x9A49, tgl_gt2, "TGL GT2", "Intel(R) Xe Graphics")
22+
--
23+
2.34.1
24+
Lines changed: 54 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,54 @@
1+
From ab95a2a2f3586062b333d900cffed9dfcb94253a Mon Sep 17 00:00:00 2001
2+
From: celadon <[email protected]>
3+
Date: Wed, 18 Jun 2025 12:03:41 +0000
4+
Subject: [PATCH] [Minigbm-intel] Add TWL PCI ID
5+
6+
Tracked-On: OAM-xxx
7+
Signed-off-by: celadon <[email protected]>
8+
9+
diff --git a/0001-Minigbm-intel-Add-TWL-PCI-ID.patch b/0001-Minigbm-intel-Add-TWL-PCI-ID.patch
10+
new file mode 100644
11+
index 0000000..b390dea
12+
--- /dev/null
13+
+++ b/0001-Minigbm-intel-Add-TWL-PCI-ID.patch
14+
@@ -0,0 +1,24 @@
15+
+From 83368303280c60b79dee1d3c44437b307a80d415 Mon Sep 17 00:00:00 2001
16+
+From: celadon <[email protected]>
17+
+Date: Wed, 18 Jun 2025 12:03:41 +0000
18+
+Subject: [PATCH] [Minigbm-intel] Add TWL PCI ID
19+
+
20+
+Tracked-On: OAM-xxx
21+
+Signed-off-by: celadon <[email protected]>
22+
+
23+
+diff --git a/i915.c b/i915.c
24+
+index 3b27b25..a660cd3 100644
25+
+--- a/i915.c
26+
++++ b/i915.c
27+
+@@ -80,7 +80,7 @@ static void i915_info_from_device_id(struct i915_device *i915)
28+
+ 0x46A0, 0x46A1, 0x46A2, 0x46A3, 0x46A6, 0x46A8,
29+
+ 0x46AA, 0x462A, 0x4626, 0x4628, 0x46B0, 0x46B1,
30+
+ 0x46B2, 0x46B3, 0x46C0, 0x46C1, 0x46C2, 0x46C3,
31+
+- 0x46D0, 0x46D1, 0x46D2
32+
++ 0x46D0, 0x46D1, 0x46D2, 0x46D3, 0x46D4,
33+
+ };
34+
+
35+
+ unsigned i;
36+
+--
37+
+2.34.1
38+
+
39+
diff --git a/i915.c b/i915.c
40+
index 3b27b25..a1e63b3 100644
41+
--- a/i915.c
42+
+++ b/i915.c
43+
@@ -80,7 +80,7 @@ static void i915_info_from_device_id(struct i915_device *i915)
44+
0x46A0, 0x46A1, 0x46A2, 0x46A3, 0x46A6, 0x46A8,
45+
0x46AA, 0x462A, 0x4626, 0x4628, 0x46B0, 0x46B1,
46+
0x46B2, 0x46B3, 0x46C0, 0x46C1, 0x46C2, 0x46C3,
47+
- 0x46D0, 0x46D1, 0x46D2
48+
+ 0x46D0, 0x46D1, 0x46D2, 0x46D3, 0x46D4
49+
};
50+
51+
unsigned i;
52+
--
53+
2.34.1
54+
Lines changed: 24 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,24 @@
1+
From 5a70ea28c76ed7fa96bae63c27243e1d0275537c Mon Sep 17 00:00:00 2001
2+
From: celadon <[email protected]>
3+
Date: Wed, 18 Jun 2025 12:40:33 +0000
4+
Subject: [PATCH] [onevpl-gpu] Add TWL Pci IDs
5+
6+
Tracked-On: OAM-XXXX
7+
Signed-off-by: celadon <[email protected]>
8+
9+
diff --git a/_studio/shared/include/mfxstructures-int.h b/_studio/shared/include/mfxstructures-int.h
10+
index dffb317e..1cb2854b 100755
11+
--- a/_studio/shared/include/mfxstructures-int.h
12+
+++ b/_studio/shared/include/mfxstructures-int.h
13+
@@ -461,6 +461,8 @@ typedef struct {
14+
{ 0x46D0, MFX_HW_ADL_N, MFX_GT1 },//ADL-N
15+
{ 0x46D1, MFX_HW_ADL_N, MFX_GT1 },//ADL-N
16+
{ 0x46D2, MFX_HW_ADL_N, MFX_GT1 },//ADL-N
17+
+ { 0x46D3, MFX_HW_ADL_N, MFX_GT1 },//ADL-N
18+
+ { 0x46D4, MFX_HW_ADL_N, MFX_GT1 },//ADL-N
19+
20+
/*RPL-P*/
21+
{ 0xA7A0, MFX_HW_ADL_P, MFX_GT2 },//RPL-P
22+
--
23+
2.34.1
24+

0 commit comments

Comments
 (0)