Skip to content

Conversation

@andrijapau
Copy link
Contributor

@andrijapau andrijapau commented Dec 2, 2025

The goal of this PR is to add static wire connectivity (wires known at compile time)

[sc-104323]

@andrijapau andrijapau changed the title feat: add node connectivity feat: add static wire node connectivity Dec 3, 2025
@paul0403 paul0403 added the unified compiler Pull requests for the integration with xDSL label Dec 3, 2025
@andrijapau andrijapau changed the title feat: add static wire node connectivity feat: add static wire connectivity between operators and measurements Dec 3, 2025
@andrijapau andrijapau added the wip PRs that are a Work-In-Progress label Dec 3, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

unified compiler Pull requests for the integration with xDSL wip PRs that are a Work-In-Progress

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants