Skip to content
View ZhixuanChang's full-sized avatar

Block or report ZhixuanChang

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. zhixuanchang.github.io zhixuanchang.github.io Public

    blog of ZhixuanChang

    HTML

  2. AXI4_Interconnect AXI4_Interconnect Public

    Forked from Verdvana/AXI4_Interconnect

    AXI总线连接器

    SystemVerilog

  3. zjuthesis zjuthesis Public

    Forked from TheNetAdmin/zjuthesis

    Zhejiang University Graduation Thesis LaTeX Template

    TeX

  4. ddr3-controller ddr3-controller Public

    Forked from someone755/ddr3-controller

    A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs

    Verilog

  5. hellopages hellopages Public

    test GitHub pages

    HTML

  6. specfem3d specfem3d Public

    Forked from SPECFEM/specfem3d

    SPECFEM3D_Cartesian simulates acoustic (fluid), elastic (solid), coupled acoustic/elastic, poroelastic or seismic wave propagation in any type of conforming mesh of hexahedra (structured & unstruct…

    Fortran