-
Zhejiang University
- Hangzhou, China
- zhixuanchang.github.io
Popular repositories Loading
-
-
AXI4_Interconnect
AXI4_Interconnect PublicForked from Verdvana/AXI4_Interconnect
AXI总线连接器
SystemVerilog
-
zjuthesis
zjuthesis PublicForked from TheNetAdmin/zjuthesis
Zhejiang University Graduation Thesis LaTeX Template
TeX
-
ddr3-controller
ddr3-controller PublicForked from someone755/ddr3-controller
A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs
Verilog
-
-
specfem3d
specfem3d PublicForked from SPECFEM/specfem3d
SPECFEM3D_Cartesian simulates acoustic (fluid), elastic (solid), coupled acoustic/elastic, poroelastic or seismic wave propagation in any type of conforming mesh of hexahedra (structured & unstruct…
Fortran
If the problem persists, check the GitHub status page or contact support.