Add IntermediateBackend for generating verilog testbenches#138

grebe wants to merge 1 commit intomasterfreechipsproject/chisel-testers:masterfrom

addIntermediateBackendfreechipsproject/chisel-testers:addIntermediateBackendCopy head branch name to clipboard