Skip to content

pawlex/uart

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

7 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

UART with AXI interface and simulation environment

Components

  • uart.v - top level
  • uart_tx.v - tx side
  • uart_rx.v - rx side
  • tb.v - test bench

waveform

About

verilog uart model with AXI interface. No FIFIO

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Contributors

Generated from pawlex/verilog_simulate