Skip to content

Actions: llvm/circt

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
2,500+ workflow runs
2,500+ workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
[SeqToSV] Fix illegal IR in clock-typed register (#10260) Build and Test #36665: Commit 681992b pushed by seldridge
In progress main
main
In progress
[SeqToSV] Fix illegal IR in clock-typed register Build and Test #36664: Pull request #10260 opened by seldridge
16m 4s dev/seldridge/issue-10245
dev/seldridge/issue-10245
16m 4s
[SeqToSV] Whitespace test cleanup, NFC (#10259) Build and Test #36663: Commit 3f17954 pushed by seldridge
16m 12s main
main
16m 12s
[SeqToSV] Whitespace test cleanup, NFC Build and Test #36662: Pull request #10259 opened by seldridge
16m 16s dev/seldridge/seqtosv-whitespace-cleanup
dev/seldridge/seqtosv-whitespace-cleanup
16m 16s
[FIRRTL] LowerLayers: Do not include dummy bindfiles Build and Test #36661: Pull request #10258 synchronize by rwy7
15m 45s rwy7:fix-layer-includes
rwy7:fix-layer-includes
15m 45s
[FIRRTL] LowerLayers: Do not include dummy bindfiles Build and Test #36660: Pull request #10258 synchronize by rwy7
3m 42s rwy7:fix-layer-includes
rwy7:fix-layer-includes
3m 42s
[FIRRTL] LowerLayers: Do not include dummy bindfiles Build and Test #36659: Pull request #10258 opened by rwy7
16m 19s rwy7:fix-layer-includes
rwy7:fix-layer-includes
16m 19s
[CellIFT] Add CellIFT instrumentation pass for HW/Comb/Seq IR Build and Test #36658: Pull request #10250 synchronize by flaviens
19m 11s flaviens:main
flaviens:main
19m 11s
[ImportVerilog] Add support for pullup/pulldown primitives (#10239) Build and Test #36657: Commit fab8dc7 pushed by TaoBi22
16m 2s main
main
16m 2s
[ImportVerilog] Add support for pullup/pulldown primitives Build and Test #36656: Pull request #10239 synchronize by TaoBi22
13m 53s TaoBi22/sv-pullgates
TaoBi22/sv-pullgates
13m 53s
[ImportVerilog] Add support for pullup/pulldown primitives Build and Test #36655: Pull request #10239 synchronize by TaoBi22
17m 0s TaoBi22/sv-pullgates
TaoBi22/sv-pullgates
17m 0s
[ImportVerilog][NFC] Swap primitive tests to use wires Build and Test #36654: Pull request #10257 opened by TaoBi22
16m 11s TaoBi22/sv-prim-tests-nets
TaoBi22/sv-prim-tests-nets
16m 11s
[FIRRTL] Replace Wires w/ Objects in LowerDomains (#10249) Build and Test #36653: Commit 7dcd426 pushed by seldridge
15m 23s main
main
15m 23s
[ImportVerilog] Fix hierarchical name resolution across deduped module instances Build and Test #36652: Pull request #10255 synchronize by jpienaar
37s jpienaar:hiernames
jpienaar:hiernames
37s
[ImportVerilog] Fix hierarchical name resolution across deduped module instances Build and Test #36651: Pull request #10255 opened by jpienaar
38s jpienaar:hiernames
jpienaar:hiernames
38s
[ImportVerilog] Fix slang compilation flag precedence (#10253) Build and Test #36650: Commit 8bfb189 pushed by fzi-hielscher
16m 54s main
main
16m 54s
[ImportVerilog] Fix slang compilation flag precedence Build and Test #36649: Pull request #10253 opened by fzi-hielscher
16m 22s fzi-hielscher:slang-arg-init
fzi-hielscher:slang-arg-init
16m 22s
[FIRRTL] Replace Wires w/ Objects in LowerDomains Build and Test #36648: Pull request #10249 synchronize by seldridge
19m 54s dev/seldridge/issue-10245
dev/seldridge/issue-10245
19m 54s
Test PyCDE and the ESI runtime Test PyCDE and the ESI runtime #664: Scheduled
12m 31s main
main
12m 31s
Nightly integration tests Nightly integration tests #2180: Scheduled
3h 18m 26s main
main
3h 18m 26s
[CellIFT] Add CellIFT instrumentation pass for HW/Comb/Seq IR Build and Test #36647: Pull request #10250 synchronize by flaviens
19m 14s flaviens:main
flaviens:main
19m 14s
[CellIFT] Add CellIFT instrumentation pass for HW/Comb/Seq IR Build and Test #36646: Pull request #10250 synchronize by flaviens
Action required flaviens:main
flaviens:main
Action required
[CellIFT] Add CellIFT instrumentation pass for HW/Comb/Seq IR Build and Test #36645: Pull request #10250 synchronize by flaviens
Action required flaviens:main
flaviens:main
Action required
[PyRTG] Simplify instruction calls Build and Test #36644: Pull request #10252 opened by maerhart
14m 3s maerhart-pyrtg-instruction-call
maerhart-pyrtg-instruction-call
14m 3s
[LowerToHW] Avoid "assert/assume/cover" string comparison, refactor label creation, NFC Build and Test #36643: Pull request #10251 synchronize by uenoku
18m 1s uenoku:dev/hidetou/clean-up-verif-2
uenoku:dev/hidetou/clean-up-verif-2
18m 1s