Skip to content

Actions: llvm/circt

Actions

Windows build and test

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
buildAndTestWindows.yml
4,677 workflow runs
4,677 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[WIP][HWToLLVM][ArcToLLVM] Spill array values early Windows build and test #11340: Pull request #9218 synchronize by fzi-hielscher
15m 57s fzi-hielscher:hwtollvm-early-array-spill
fzi-hielscher:hwtollvm-early-array-spill
15m 57s
[WIP][HWToLLVM][ArcToLLVM] Spill array values early Windows build and test #11339: Pull request #9218 synchronize by fzi-hielscher
17m 2s fzi-hielscher:hwtollvm-early-array-spill
fzi-hielscher:hwtollvm-early-array-spill
17m 2s
[WIP][HWToLLVM][ArcToLLVM] Spill array values early Windows build and test #11338: Pull request #9218 synchronize by fzi-hielscher
16m 40s fzi-hielscher:hwtollvm-early-array-spill
fzi-hielscher:hwtollvm-early-array-spill
16m 40s
Move Arcilator pipeline into separate library. (#9213) Windows build and test #11337: Commit 96c8086 pushed by jpienaar
15m 53s main
main
15m 53s
[Arcilator] Timing scopes for JIT (#9210) Windows build and test #11336: Commit 45edc51 pushed by jpienaar
15m 24s main
main
15m 24s
[arcilator] Add ability to specify args from CLI (#9225) Windows build and test #11335: Commit dcade50 pushed by jpienaar
15m 27s main
main
15m 27s
[arcilator] Add ability to specify args from CLI Windows build and test #11334: Pull request #9225 synchronize by jpienaar
14m 27s jpienaar:arcargs
jpienaar:arcargs
14m 27s
[Moore][ImportVerilog] Add VTableOps and CreateVTables pass Windows build and test #11333: Pull request #9221 synchronize by Scheremo
15m 37s Scheremo:pr-classes-virtual-vtable
Scheremo:pr-classes-virtual-vtable
15m 37s
[Moore][ImportVerilog] Add VTableOps and CreateVTables pass Windows build and test #11332: Pull request #9221 synchronize by Scheremo
18m 2s Scheremo:pr-classes-virtual-vtable
Scheremo:pr-classes-virtual-vtable
18m 2s
[Moore][ImportVerilog] Add VTableOps and CreateVTables pass Windows build and test #11331: Pull request #9221 synchronize by Scheremo
18m 8s Scheremo:pr-classes-virtual-vtable
Scheremo:pr-classes-virtual-vtable
18m 8s
[Moore][ImportVerilog] Add VTableOps and CreateVTables pass Windows build and test #11330: Pull request #9221 synchronize by Scheremo
18m 12s Scheremo:pr-classes-virtual-vtable
Scheremo:pr-classes-virtual-vtable
18m 12s
[Moore][ImportVerilog] Add VTableOps and CreateVTables pass Windows build and test #11329: Pull request #9221 synchronize by Scheremo
16m 28s Scheremo:pr-classes-virtual-vtable
Scheremo:pr-classes-virtual-vtable
16m 28s
[Moore][ImportVerilog] Add VTableOps and CreateVTables pass Windows build and test #11328: Pull request #9221 synchronize by Scheremo
15m 40s Scheremo:pr-classes-virtual-vtable
Scheremo:pr-classes-virtual-vtable
15m 40s
[Moore][ImportVerilog] Add VTableOps and CreateVTables pass Windows build and test #11327: Pull request #9221 synchronize by Scheremo
15m 36s Scheremo:pr-classes-virtual-vtable
Scheremo:pr-classes-virtual-vtable
15m 36s
[Moore][ImportVerilog] Add VTableOps and CreateVTables pass Windows build and test #11326: Pull request #9221 synchronize by Scheremo
17m 58s Scheremo:pr-classes-virtual-vtable
Scheremo:pr-classes-virtual-vtable
17m 58s
[WIP][HWToLLVM][ArcToLLVM] Spill array values early Windows build and test #11325: Pull request #9218 synchronize by fzi-hielscher
21m 38s fzi-hielscher:hwtollvm-early-array-spill
fzi-hielscher:hwtollvm-early-array-spill
21m 38s
[ESI] Update esitester Windows build and test #11324: Pull request #9226 synchronize by teqdruid
3h 10m 18s teqdruid/esitester
teqdruid/esitester
3h 10m 18s
[ESI] Update esitester Windows build and test #11323: Pull request #9226 synchronize by teqdruid
3h 15m 5s teqdruid/esitester
teqdruid/esitester
3h 15m 5s
[ESI] Update esitester Windows build and test #11322: Pull request #9226 synchronize by teqdruid
2m 4s teqdruid/esitester
teqdruid/esitester
2m 4s
[ESI] Update esitester Windows build and test #11321: Pull request #9226 opened by teqdruid
3h 11m 58s teqdruid/esitester
teqdruid/esitester
3h 11m 58s
[RTG] Add ImplicitConstraintOpInterface (#9205) Windows build and test #11320: Commit 120dd53 pushed by maerhart
3h 9m 53s main
main
3h 9m 53s
[arcilator] Add ability to specify args from CLI Windows build and test #11319: Pull request #9225 synchronize by jpienaar
15m 39s jpienaar:arcargs
jpienaar:arcargs
15m 39s
[arcilator] Add ability to specify args from CLI Windows build and test #11318: Pull request #9225 opened by jpienaar
15m 13s jpienaar:arcargs
jpienaar:arcargs
15m 13s
[HW] Enhance FlattenModules pass with configurable inlining heuristics Windows build and test #11317: Pull request #9224 synchronize by prithayan
34m 4s dev/pbarua/hwinliner
dev/pbarua/hwinliner
34m 4s
[HW] Enhance FlattenModules pass with configurable inlining heuristics Windows build and test #11316: Pull request #9224 synchronize by prithayan
6m 59s dev/pbarua/hwinliner
dev/pbarua/hwinliner
6m 59s